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This paper deals with hardware implementation of Digital CNN network in FPGA. We have implemented using 
the XILINX ISE development kit and the XC5VFX30T chip. The implementation in the FPGA has various 
advantages. The main advantage is the flexibility – simple modification of the neural network and relatively low 
cost since the chip is reprogrammable to almost any digital circuit of any given complexity. We have 
implemented several CNN networks and compared them with the hardware implementation achieved in our 
proposed CNN network presented in conference EDS 2008. 
 
INTRODUCTION 
The big part of electronic deals with processing and 
plotting various information. By one of most 
frequently information is image processing.. So how 
is increasing demand on quality so is increasing 
requirements on their processing. Circuits with 
quickest image processing are neural networks. Their 
calculation power is given by  parallel processing of 
individual pixels of image. For image processing we 
used cellular neural networks. Network contains a lot 
of simple calculation elements (cells), which are 
working parallel. Basic principle of the CNN contains 
literatures [1], [2], [3], [4], [5] and [6]. Cellular neural 
network is usually non-linear cellular network. This is 
group of the spatially distribution cells, where every 
cell is neighbor to itself and is local connected with 
neighboring cells in some incidence markings r - 
neighborhood.   Control input of CNN network is 
weight matrix, where each coefficient represented 
some weight (importance) correspondent to input. 
Then each input is multiplied with certain weight 
constant. Summarize this conjunction we get function 
Net. 
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In this equation the coefficients w represent weights 
and coefficients s represent incoming signals from 
surrounding cells. Output of the cell y we get from 
non-linear transformation Net : 
 
( )Netfy =  (2) 
 
Function f() we call transfer or activation function. 
This function designates output state of cell. There 
exist some transfer functions [7] as for example 
sigmoid function, hard-limiter or threshold logic 
utilized in several applications. 
Depended from properly choosing of weight matrix 
we can make that the CNN network is able for 
example noise removing. Choice of the matrix input 
conditions for CNN network, follows the network 
input data processing.   
FPGA IMPLEMENTATION 
The principle of the CNN networks is based on very 
simple principle similar to those of biological neuron. 
Network is consisting of quantity basic computing 
elements so-called cells. Incoming inputs of cell are 
multiplying by correspondent weight coefficient, 
adding and then making conversion through the 
transfer function. Because all cells realize 
information’s processing in parallel, calculation 
power CNN network is direct proportional to the 
number of cells. The more cells contain network, the 
more information achieve synchronized processing. 
Therefore   in design of the CNN network effort is 
focused to minimize cell size and thereby provide for 
maximum number of cells on chip. The base our new 
architecture CNN network are signals distributed in 
time, which are multiplication by AND gate. 
The new digital architecture of CNN network 
Size of the chip is one of biggest problems at 
designing CNN network. The most area of chip takes 
hardware multiplier unit, therefore we are searching 
other alternative multiplication. 
The multiplication of the signal using the AND  
How to alternate the possibility of multiplication 
is  to design circuit, which multiplication input values 
and weight coefficient are by means of AND gate. 
The method of multiplication is based on the fact, that 
by multiplication the input value must be converted to 
the time signal and the weight value has to be special 
picked, so by the timing starts multiplication. We 
proposed a special coding for the weights.  
We used a special system of 15parts, e.g. one cycle is 
 divided into 15 parts. In such a time period is possible 
code 16 various values weight or inputs. 
Decomposition signal for corresponding weight 
values are displayed on the Fig. 1.  
 
 
Fig. 1: Weights in proposed 15s systems of the timing 
 
As the example we can input value x=8/15 multiply 
with the weight w=9/15, according the “Fig. 1” and 
input values must by conversion to the time interval 
from begin time axis corresponding with input size. 
We can get the output signal y = 5/15 from the time 
interval. The real value from the 32.0=⋅ wx  and the 
result after “Fig. 2” is 33.015/5 = .  
 
 
Fig. 2: An example of the evaluation for weight wgt=9/15 and the 
input x=8/15 
 
Natural property this proposed method of 
multiplication is rounding. For verification effect of 
the rounding on the result CNN network we are 
create simulator as macro at Visual Basic for 
Application in Microsoft Excel. We used the 
simulator to recognize, that we can this rounding 
neglect. For example existence of multiple rounding 
the intermediate result caused that the final result 
network will be delayed about one iteration later, than 
in example without rounding. 
The cell of CNN  
The proposed circuit is a digital synchronous circuit. 
Designed circuit has been realized by means of 
descriptive language VHDL in development 
environment Xilinx. The cell contains several sub-
circuits. The block diagram of cell is on the “Fig. 3”. 
On the inputs of cell are 9 weight and 9 input signals 
and their corresponding signs. Eight input signals are 
attaches on the output of neighboring cells and one 
input, fifth in sequence is attaches on own output of 
cell, because in the CNN theory is the cell neighbor 
to itself. Then the inputs are multiplied with weights 
in logical AND gate and sign inputs are compared 
with the logical XOR gate. Size of weight must be 
special decomposition in time, so that pass-over AND 
gate are signals multiply. After multiplication of the 
are results counting in the block counter and 
consequentially converting over block transfer 
function is realizing the transfer function.   
Converted signal over transfer function is coming 
through multiplexer   mx to the block converter. 
Multiplexer mx allows enter input values to the 
network. Block converter has two functions: it 
contain register, where is saving result, from  it is 
possible to read (data out) and circuit converting 
results on time interval corresponding size of results 
(statex_o, sign_o), which feed into surrounding cells.  
 
 
Fig. 3: Block diagram of cell of the CNN 
The new architecture of the CNN network  
CNN network consists from a field of cells, in that 
every cell is coupled with everyone of the nearest 
neighbor i.e. output one’s cell is the input to all 
surrounding cells. These coupled cells in the CNN 
network are displayed on “Fig. 4”. From this picture 
we can see, that every cell is on the fifth input 
coupled with its own output, because in the CNN 
theory is every cell neighbor to itself too. 
 
 
Fig. 4: Connections between cell of CNN 
 
The circuts was programmed in description language 
VHDL in Xilinx ISE 10.1 and then implemented in 
FPGA chip (Virtex 5 - XC5VFX30T). After 
 synthesis, the one cell of network contains 187 gates 
and calculation one iteration is 15 clock cycles for 5-
bits rsolution. The maximum frequency of one cell of 
network with new architecture is 369MHz. The time 
need to calculation of one iteration (15 clock cycles) 
for maximal frequency is 40.65ns. 
RESULTS 
The main aim of our work was to propose new 
architecture of the neural CNN network with 
alternative way of multiplication, that us allow to 
reduce chip area by implementation of this CNN 
network.  Our main comparison parameters were the 
speed and size (number of gates) of network. We 
implemented our new CNN network in FPGA chip. 
For comparison properties of network, we 
implemented in FPGA also our previous network 
presented in conference EDS 2008 [7] (Fig. 5) and 
standard CNN network with 5-bits parallel multipliers 
(Fig. 6).  
 
 
Fig. 5: Our previous CNN network 
 
 
Fig. 6: Our previous CNN network 
 
Parameters for all networks are in the  
table 1 and table 2. The main parameter proposed 
architecture was area consumption. Smallest area 
consumption network with new architecture (one cell 
contains 187 gates) and biggest area consumption 
network with parallel multipliers 1415 gates. Our 
previous network contains 461 gates. 
Second parameter was speed of circuit. The smallest 
number of clock signals need to calculation of one 
iteration was standard network with parallel 
multipliers (4 clock cycles), though its maximal 
frequency is only 86MHz and because the time of 
calculation of one iteration is 46.5ns. Quickest was 
network with new architecture, [3] which need 15 
clock cycles, but its maximal frequency is 369MHz, 
what is 40.65ns. Slowest was our previous model, 
which calculation of one iteration during 409ns. 
In these facts see, that cell a new network takes 7.5 
times less gates how standard network with parallel 
multipliers (what is 86.8% of gates) and its speed is 




ers of Implemented CNN architecture 
Parameters 
Cell of the CNN Number of clocks 
for one iteration Number of gates 
CNN with 5bit signed 
parallel multipliers 4 CLK cycles 1415 
Our proposed CNN 135 CLK cycles 461 
New design  
of the CNN 15 CLK cycles 187 
 
Table. 2: Paramet





We proposed and implemented in FPGA digital chip 
of neural network, which used AND gate for 
multiplication of signals distributed in time. Network 
is working with 5-bits inputs and outputs.  Output and 
input from cell can reach the values from -1 to 1 with 
step 1/15, what represented 31 gray shadows.  
Design of the new architecture saves 86% gates in 
opposite to standard CNN with parallel multipliers, 
what allows implementation essentially more cell on 
the same area.  Network speed is little increased 
(time of calculation of one iteration is smaller about 
5.85ns). 
The proposed network is fully cascade. So it allows to 
create network with optional number of cells. 
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Parameters 
Cell of the CNN Max. 
frequency 
Time of calculation 
of one iteration 
CNN with 5bit signed 
parallel multipliers 86MHz 46.5ns 
Our proposed CNN 330MHz 409ns 
New design  
of the CNN 369MHz 40.65ns 
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